A 5-stage pipeline (IF, ID, EX, MEM, WB) processor executes 100 instructions with no stalls or hazards, each stage taking 1 clock cycle. How many clock cycles are required to complete all 100 instructions?
- A100
- B104
- C105
- D500
Correct answer: B
Discussion 0
Log in or create a free account to join the discussion.
Nobody has replied yet. Start the discussion!