What is the minimum number of 2-input NAND gates required to implement an XOR gate?

Explanation

With N1 = NAND(A,B), N2 = NAND(A,N1), N3 = NAND(B,N1) and Y = NAND(N2,N3) an XOR is built from 4 NAND gates.